

Electrical and dielectric properties of Au/SiO₂/n-GaAs (MOS) structures with different oxide layer thickness

M. GÖKÇEN*, H. ALTUNTAŞ, Ş. ALTINDAL

Physics Department, Faculty of Arts and Sciences, Gazi University, 06500, Teknikokullar, Ankara, Turkey

The electrical and dielectric characteristics as series resistance (R_s), dielectric constant ($\epsilon\epsilon$), dielectric loss ($\epsilon\forall$) and dielectric loss tangent ($\tan\delta$) of the Au/SiO₂/n-GaAs (MOS) structures with different oxide thickness have been investigated in room temperature at 1 MHz. Applied voltage and oxide thickness dependence of these structure investigated by using experimental capacitance (C) and conductance (G/w) measurements in the applied voltage (-3 to 1,5 V) and oxide thickness (130-240 Å) range. Experimental results show that, while the capacitance values decrease with increasing oxide layer thickness, series resistance values increases. Also the change in G_m/w curves with interfacial oxide layer thickness is slight. While the capacitance values decrease parabolic with increasing interfacial oxide layer thickness the series resistance values increase linearly. The $\epsilon\epsilon$ values decreases rapidly at above 1 V, $\epsilon\forall$ and $\tan\delta$ decreases rapidly.

(Received November 4, 2008; accepted November 27, 2008)

Keywords: MOS structures, Series resistance, Electrical properties, Dielectric properties, Oxide thickness

1. Introduction

In semiconductor technology, metal-semiconductor (MS) contact is used rectifying contact mostly. These devices are converted the metal-oxide-semiconductor (MOS) devices by an interfacial oxide layer which is constituted between metal and semiconductor. The MOS structures constitute a kind of capacitor, which stores the electric charge virtue of the dielectric property of interfacial oxide layer. The interfacial oxide layer may cause interface state charges with bias due to an additional electric field in the insulator layer and influence the both electrical and dielectric characteristics [1-10]. The electronic states associated with the surface region were called interface traps or surface states. The reason of their existence is the interruption of the periodic lattice structure at the surface [1-3], surface preparation, dangling bonds at the semiconductor surface, surface formation of insulating layer and impurity concentration of semiconductor. When a voltage is applied the MOS structure, the voltage is shared by interfacial oxide layer, depletion layer and series resistance (R_s) of the structure. And the magnitude of this shared voltage depends on insulator layer thickness and R_s . Therefore, the performance and reliability of these devices are especially dependent on formation of insulator layer at M/S interface.

This interfacial insulator oxide layer thickness is very important parameter for this MOS structures. If the oxide layer is thin, although the capacitance is higher sometimes the leakage current can occurs between metal and semiconductor. This situation which is not required constitutes some problem on the device reliability and yield. Otherwise a thick interfacial oxide layer doesn't permit the current between metal and semiconductor but

MOS capacitance decreases. This cause the interfacial oxide layer thickness must be optimum value.

The capacitance and conductance measurements give the important information on electrical and dielectric characteristics of the MOS structure. In order to achieve a better understanding of the effects of interfacial oxide layer thickness, we measured the capacitance (C) and conductance (G/w) as a function of voltage for MOS structures with different oxide layer thickness. In this study, electrical and dielectric properties of Au/SiO₂/n-GaAs (MOS) structures have been investigated by capacitance (C) and conductance (G/w) measurements technique in room temperature at 1 MHz. To determine the dielectric constant (ϵ'), dielectric loss (ϵ'') and loss tangent ($\tan\delta$) of MOS structure, the admittance technique was used [1,11].

2. Experimental method

Au/SiO₂/n-GaAs (MOS) structures were fabricated on the 5.08 cm diameter float zone (100) n-type GaAs wafer having thickness of about 350 μm with $2-3 \times 10^{18} \text{ cm}^{-3}$ carrier concentrations. For the fabrication process, the firstly GaAs wafers were dipped in ammonium peroxide for a few seconds to remove native oxide layer on the surface. Au/Ge/Ni alloy was evaporated onto the whole back side of the wafer at a pressure about 10^{-7} Torr in a vacuum system. In order to perform the ohmic contact, wafer was sintered at 430 °C for 40 seconds. Insulator layers (SiO₂) with different thickness were coated on the upper surface of the GaAs by using PECVD technique. In PECVD system SiH₄ gas was used for Si source and O₂ gas used for oxygen source. The wafer was placed in the vacuum system after SiO₂ coated high purity gold (Au)

front/Scottky contacts with a thickness of 1500 Å were evaporated at a rate of \sim on the 2 Å/s through a metal shadow masks with circular dots of 1 mm diameter. The metal layer thickness and the deposition rates were monitored with the help of quartz crystal thickness monitor. The interfacial insulator layer (SiO₂) thicknesses were estimated to be about 130, 163 and 240 Å from measurement of the insulator capacitance (C_{ox}) in the strong accumulation region at 1 MHz.

The capacitance-voltage (C-V), and conductance-voltage (G/w-V) characteristics of Au/SiO₂/n-GaAs (MOS) structures were measured in the applied voltage range of -3-1,5 V at room temperature. The C-V and G/w-V measurements were performed by using HP 4192A LF impedance analyzer (5 Hz–13 MHz) and the test signal of 40 mV_{rms}.

3. Results and discussion

In this work, electrical characteristics as capacitance (C_m), conductance (G_m/w), serial resistance (R_s) and dielectric properties as dielectric constant (ϵ'), dielectric loss (ϵ'') and dielectric loss tangent ($\tan\delta$) of Au/SiO₂/n-GaAs (MOS) structures with different oxide layer thickness have been investigated at room temperature to observed these main structure parameters at 1 MHz. There are three MOS structures with different oxide thickness; M1, M2, M3, with 130, 163, 240 Å oxide thickness, respectively.

3.1. Electrical characteristics

The capacitance-voltage, conductance-voltage and series resistance-voltage versus of Au/SiO₂/n-GaAs with different oxide thickness structures are shown in Fig. 1(a), (b) and (c), respectively.


The series resistance of these MOS structures can be obtained from the measurements of C_m and G_m/w data. Series resistance (R_s) can be obtained as [12,13]

$$R_s = \frac{G_m}{G_m^2 + (\omega C_m)^2} \quad (1)$$


where C_m and G_m is the measured capacitance and conductance.

Fig. 1(a) and (b) shows the measured capacitance-voltage (C-V) and conductance-voltage (G/w-V) characteristics and (c) series resistance of these structures at room temperature. It is clear that while the capacitance and conductance is changes slightly depend on bias voltage these values very sensitive to interfacial oxide thickness. As shown in Fig. 1; while the capacitance values decrease with increasing oxide layer thickness, series resistance values increases. Also the change in G_m/w curves with interfacial oxide layer thickness is slight. The series resistance changes slightly in negative bias voltage


region and give a peak in positive bias voltage region. This peak position shifts towards to negative bias region. The series resistance peak values 40.92; 73.86; 191.86 Ω at 1.10; 0.80; 0.55 V for M1, M2, M3 respectively.



(a)



(b)



(c)

Fig. 1. (a) capacitance-voltage, (b) conductance-voltage and (c) series resistance-voltage versus of M1, M2 and M3.

Fig. 2(a), (b) and (c) shows the interfacial oxide layer thickness dependence of the C, G/w and R_s characteristics of these structures at room temperature. While the capacitance values decrease parabolic with increasing interfacial oxide layer thickness the series resistance values increase linearly. This linear increase in the values of series resistance in accumulation region (0,8 V) is the same behavior with conductor. This situation may be attributed to dielectric strength of SiO₂ in accumulation region because of breakdown field can be as low as 10⁶ V/cm in PECVD oxides.




Fig. 2. (a) capacitance-oxide thickness, (b) conductance-oxide thickness and (c) series resistance- oxide thickness versus of M1, M2 and M3 at room temperature.

3.2. Dielectric properties

The values of the ϵ' and ϵ'' at different temperatures were obtained from the measured capacitance (C_m) and conductance (G_m/w) as following equations, respectively [14,15].

$$\epsilon' = \frac{C_m d_{ox}}{\epsilon_o A} = \frac{C_{ox}}{C_o}$$

$$\epsilon'' = \frac{G_m d_{ox}}{\omega \epsilon_o A} = \frac{G_m}{\omega C_o} \quad (2)$$

where; C_o is the equivalent capacitance of the free space, A is the area of the sample, d_{ox} is the interfacial insulator layer thickness, ϵ_o is the permittivity of free space charge ($\epsilon_o = 8.85 \times 10^{-14}$ F/cm) and $\omega (=2\pi f)$ is the angular frequency.

Additionally, the values of loss tangent ($\tan\delta$) can then be obtained from the ratio of the imaginary part to the real part of dielectric constant (ϵ''/ϵ'), or from the measured C_m and G_m [14].

$$\tan(\delta) = \frac{G_m}{\omega C_m} = \frac{\epsilon''}{\epsilon'} \quad (3)$$

Fig. 3 (a), (b) and (c) shows the values of ϵ' , ϵ'' and $\tan\delta$ of M1, M2 and M3 (MOS) structures as a function of bias voltage. It is clear that while the ϵ' increases slightly with increasing bias voltage at negative voltage region, ϵ'' and $\tan\delta$ decreases. The ϵ' values very sensitive to interfacial oxide layer thickness. As shown in Fig. 3; while the ϵ' values decreases rapidly at above 1 V, ϵ'' and $\tan\delta$ decreases rapidly. Especially while M3 MOS structure that has the thickest oxide layer dielectric behavior (ϵ') is stable dielectric loss and loss tangent behavior is changeable the others. In this case we say that, while the interfacial oxide layer thickness becomes thick dielectric behavior (dielectric constant) of this structure become stable.




Fig. 3. (a) Dielectric constant (ϵ')-voltage, (b) dielectric loss (ϵ'')-voltage and (c) loss tangent ($\tan\delta$)-voltage versus of M1, M2 and M3.

Fig. 4 (a), (b) and (c) shows the values of ϵ' , ϵ'' and $\tan\delta$ as a function of interfacial insulator layer at room temperature. As shown in Fig. 4, while the ϵ' values decrease parabolic with increasing interfacial oxide layer thickness $\tan\delta$ values increase parabolic with increasing

interfacial oxide layer thickness. Also ϵ'' versus have a peak for the thickness values of 163 Å.




Fig. 4. (a) Dielectric constant (ϵ')-oxide thickness, (b) dielectric loss (ϵ'')-oxide thickness and (c) loss tangent ($\tan\delta$)-oxide thickness versus of M1, M2 and M3 at room temperature.

4. Conclusions

In this work, capacitance (C), conductance (G/w), series resistance (R_s) and dielectric properties of Au/SiO₂/n-GaAs (MOS) structures have been investigated at room temperature in order to good interpret to observed some main structure parameters such as the R_s , $\epsilon\epsilon$, $\epsilon\forall$ and $\tan\delta$ at 1 MHz. It was seen that, the electrical and dielectric parameters of these structures very sensitive to interfacial oxide layer thickness. The C and ϵ' values are almost bias voltage independent contrary to these values decrease parabolic with increasing interfacial oxide layer thickness. Also, while the capacitance values decrease parabolic with increasing interfacial oxide layer thickness the series resistance values increase. The change in G_m/w curves with interfacial oxide layer thickness is slight. The $\epsilon\epsilon$ values decreases rapidly at above 1 V, $\epsilon\forall$ and $\tan\delta$ increase rapidly.

References

- [1] S. M. Sze, Physics of Semiconductor Devices, 2nd Ed., Wiley, New York, 1981.
- [2] E. H. Rhoderick, R. H. Williams, Metal-Semiconductor Contacts, 2nd Ed., Oxford University Press, Oxford, 1988.
- [3] E. H. Nicollian, J. R. Brews, MOS Physics and Technology, John Wiley and Sons, New York, 1982.
- [4] E. H. Nicollian, A. Goetzberger, Appl. Phys. Let. **7**, 216 (1965).
- [5] M. Depas, R. L. Van Meirhaeghe, W. H. Lafere, F. Cardon, Solid State Electron. **37**(3), 433 (1994).
- [6] A. Tataroğlu, Microelect. Eng. **83**, 2551 (2006).
- [7] A. Tataroğlu, İ. Yucedağ, Ş. Altındal, Microelect. Eng. **84**, 180 (2007).
- [8] A. Tataroğlu, Ş. Altındal, M. M. Bülbül, Microelect. Eng. **81**, 140 (2005).
- [9] M. M. Bülbül, Microelectron. Eng. **84**, 124 (2007).
- [10] B. Tataroğlu, Ş. Altındal, A. Tataroğlu, Microelect. Eng. **83**, 2021 (2006).
- [11] B. Prijamboedi, H. Takashima, R. Wang, A. Shoji, M. Itoh, Alloys and Compounds **449**, 48 (2008).
- [12] A. Tataroğlu, İ. Yucedağ, Ş. Altındal, Microelect. Eng. **84**, 180 (2007).
- [13] M. Gökçen, Ş. Altındal, A. Tataroğlu, M. M. Bülbül, Rad. Phy. Chem. **77** (1), 74 (2008).
- [14] S. Kar, R. L. Narasimhan, J. Appl. Phys. **61**(12), 5353 (1987).
- [15] S. Haddara, M. El-Sayed, Solid-State Electron. **31**(8), 1289 (1988).
- [16] C. P. Symth, Dielectric Behavior and Structure, McGraw-Hill, New York, 1955.

*Corresponding author: mgokcen@gazi.edu.tr